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Abstract
This work presents a dynamic gate bias circuit for bias control to
maximize power added efficiency based on the class-A two-stage power
amplifier. The proposed circuits are composed of two NMOS transistors, a
capacitor for coupling RF input signal, and four resistors for bias. The circuit
is implemented by means of the bias control at the two-stage power amplifier
to improve the overall power added efficiency and delivers 22dBm output
power at 2.4 GHz. The circuit can improve power efficiency and linearity for
small RF signals. The simulation indicates that the efficiency is improved
more than 100%, and at 0 dBm the input signal has 515dB of IMD3
improvement compared with that without dynamic bias circuit. The output
power of 22dBm at the output stage can be applied to the transceivers of
IEEE 802.11b and Bluetooth applications [8].
Key Words: CMOS, Dynamic Bias Circuits, Linearity, Power Added Effi-
ciency, Power Amplifier, RF.
1. Introduction
Because most of the power is consumed at the ampli-
fier stage in a RF circuit, the efficiency of a power ampli-
fier is one of the most important concerns in portable ra-
dio units. Many efforts of high efficiency RF power am-
plifier have been proposed, such as DCDC converter
[1], digital control using switch control, and bias switch
[2]. However, the solutions proposed by [1] and [2] are
not satisfied for portable wireless application due to high
complexity and high cost circuits. Switching mode power
amplifiers, such as Class-D, Class-E, and Class-F ampli-
fiers, have high power efficiency, but they work as
non-linear operations and may generate interferences for
the adjacent channels. The linearities of class-A and
class-AB amplifiers are good for power amplifier appli-
cations, but the power efficiency of these two types are
poor [3]. Power consumption depends on the DC bias
voltage, and higher DC bias voltage consumes more
power [3]. The RF input signal fluctuates, and the small
signal needs small DC bias voltage. If the bias point can
dynamically vary in a class-A amplifier according to the
varying envelope of the incoming RF input signal, power
can be saved significantly [4].
For the varying bias point consideration in class-A
amplifiers, Yang et al. proposed ideas to reduce supply
voltage or current (dual bias controlling) [5]. Shin et al.
proposed an adaptive bias circuit to reduce the DC quies-
cent current to have higher power efficiency for the
one-stage power amplifier [3, 6, 7]. This paper proposes
another approach for varying bias to reduce the DC
power at a small RF signal input to have the two-stage
power amplifier to work more efficiently. The simulation
indicates that the power amplifier with our dynamic bias
circuit can improve the power efficiency more than
100% at 0dBm input and linearity compared with the
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power amplifier without the dynamic bias circuit.
2.OperationPrinciples of theDynamicBiasCircuit
The definition of power added efficiency (PAE) for a
two-stage amplifier is illustrated in Figure 1 and Eq (1).
PRF(out)  PRF(in) PRF(out)  PRF(in)
PAE = = (1)
PDC (I1 + I2)  VDD
PAE is the ratio of the delivered power at the desired RF
frequency to the product of the total current (I1 + I2) and
the voltage of the DC power supply (VDD). If PDC is con-
stant, the power efficiency of a small RF signal is re-
duced. The dynamic bias circuit may change the bias
point following PRF(in) to bias gate voltages of M3 and
M4. Figure 2 shows the proposed dynamic bias circuit.
C1 and M1 are the coupling capacitor and detector re-
spectively for the input signal. The sizes of C1 and M1
should be as small as possible to minimize the effects on
the input matching circuit. R1 and R2 are bias resistors
of M1, and the bias voltage is designed to close to its
threshold voltage.
When PRF(in) increases, it leads an increased harmonic
in the drain current of M1, and it results the voltage to de-
crease on node A and at the meantime the voltage on node
B raises the bias voltage of M3 and M4. Figure 3 demon-
strates the input power versus node A and node B. The dis-
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Figure 1. Block diagram of a two-stage amplifier.
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Figure 2. The proposed dynamic bias circuit.
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Figure 3. The input power versus node A and node B.
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Figure 4. Harmonic on node A and B when PRF(in) is in higher
power input.
tortions of the AC harmonic on node A and node B are
shown in Figure 4, in case PRF(in) is in the higher power in-
put. In order to restrict the harmonic effect on node B we
need a LPF (low pass filter) circuit at the output. In Figure
5 node B is connected to the gate of M4 and the inter stage
circuit to generate a DC voltage to bias M3 and M4.
The large value of Cgs(M4) is able to perform good
performance for the LPF function, without any of the
harmonic distortion on the output waveform, as shown in
Figure 6, when PRF(in) connects a RF signal. The sche-
matic diagram of a two-stage amplifier with a dynamic
bias circuit is shown in Figure 7.
The minimum voltage VGS(M3,M4) is determined by
VDS(M2)+VR5. When PRF(in) is in a high power situation,
there is no load current going through M2 and thus the
major concern of this circuit is to decide the optimum
control range of VGS(M3,M4) on node B. For a class-A
power amplifier, it always consumes DC power even
though there is no RF input signal. The dynamic bias cir-
cuit can adjust the bias point according to the amplitude
of the RF input signal and therefore can save DC power
significantly.
3. Design of the Dynamic Bias Circuit
For a given input power, the voltage of node B is an
important issue because it can decide the optimized gate
voltages of M3 and M4. If the voltage is too low, the tran-
sistor may enter the linear region and the power effi-
ciency will be scattered. Therefore, the optimized bias
can be formulized as functions of the output power.
Equation (2) and the ID-VDS curve (Figure 8) describe the
relationship of the operating point and RF signal swing
range when the amplifier operates as a class-A amplifier.
Voltage Swing
Zopt =
Current Swing
Vknee = (VGS  Vthreshold)
(Vbreakdown  Vknee)
2 (Voltage Swing)2
PO = =
2zopt 2Zopt
 ID =
2P
Z
O
opt
(2)
According to equation (2), the output power PO can
be expressed as a function of the DC drain current ID, and
Zopt is an optimum load impedance when the transistor is
in the saturation region. The large signal transconductance
Gm can be calculated as follows:
Gm = ID ÷ (VGS  Vthreshold). (3)
Substitute equation (3) into (2) and we can find VGS as
follows:
1
VGS = 
2 P
Z
O
opt
+ Vthreshold . (4)
Gm
If the transistor is in the saturation region, Gm is a con-
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Figure 5. Low pass filter on output stage and driver stage.
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Figure 6. The harmonic of node A and node B when node B
connects between M4.and the inter stage circuit.
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Figure 7. The schematic diagram of a two-stage amplifier
with a dynamic bias circuit.
stant value. Therefore, the minimum VGS(M3,M4) is equal
toVGS Vthreshold, and the control range is from the operat-
ing point (1.5V) to the minimum voltage VGS(M3,M4). The
value of VGS(M3,M4) is approximately equal to 0.9 V.
4. Design of a Twostage Amplifier
In order to achieve a high power gain, a two-stage
common source amplifier circuit topology is proposed
in this paper and is shown in Figure 9. The first stage is
designed for the power gain, and the second stage is
designed to match for maximum power output. Both
transistors, M3 with 320 m gate width and M4 with
gate width of 960 m, are biased in class-A mode, and
the operating voltage is set to 1.5 V by external DC
power supply in order to achieve higher linearity at the
output.
The primary design strategy of this work is to work
with each stage separately. The secondary design strategy is
to match the second stage output matching circuit towards
the first stage input matching circuit. The stabilities of the
individual stages and the combination of the first and sec-
ond stages are checked. The load pull simulation is used to
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Figure 8. ID-VDS curve and the operating point in a class-A amplifier.
Figure 9. The schematic diagram of the proposed two-stage
power amplifier with a dynamic bias circuit.
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Figure 10. Simulation of PAE and the delivered power.
realize the maximum output power to find the optimum
output impedance, Zopt. The contour of the PAE and the de-
livered power simulation is shown in Figure 10.
5. Comparisons and Analyses
According to equation (4), VGS(M3,M4) can be deter-
mined as a function of the output power,PO, and the large
transconductance, Gm. If the power gain is constant,
VGS(M3,M4) is also a function of the input power. The com-
parison charts of the power amplifier with the dynamic
bias circuit and that without the dynamic bias circuit are
shown in Figures 11 and 12 respectively. The simulation
results are summarized in Table 2 and Table 3.
6. Linearity Consideration
The simulation of the bias voltage on node B versus
two-tone IM3 (third-order inter modulation ) is depicted
in Figure 13. The result exhibits lower bias on node B
causes less IMD3 harmonic.
The two-tone IM3 and pi/4 DQPSK modulation
ACPR (adjacent channel power ratio) are made to evalu-
ate the linearity of the amplifier. The simulation shows
that the two-stage amplifier with dynamic bias circuit has
515dBc IM3 decreasing in a wide range of output power
compared with the original amplifier without dynamic
bias circuit. The IM3 versus output power is shown in
Figures 13 and 14 shows the transmitted spectrum.
This work is designed and simulated by the parame-
ters of the TSMC 0.25 um RF model and the VLSI layout
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Table 1. Summarization of PAE, gain, and output power
PAE GAIN Poutput
at 1dB 25% 17 dB 22 dBm
Table 2. Summarization of PAE versus output power
Poutput (dBm) 6 dBm 12 dBm 18 dBm 21 dBm
w. circuit 1.6% 6% 20% 26%
w/o. circuit 0.4% 2.1% 7.13% 23%
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Figure 11. PAE versus output power.
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Figure 12. PAE versus input power.
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Figure13. IMD3 versus Vbias on node B and output power.
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Figure 14. IMD3 versus output power.
diagram is shown in Figure 15. The smallest size of the
model for M1 and M2 is 80um as the gate width. How-
ever, the proposed circuit needs gate width of M1 and M2
as small as possible. If the gate width of M1 and M2 can
be reduced further, the performance can be even better.
The summarization of the key parts of the layout size of
the chip is listed in Table 4.
8. Conclusion
In this paper a dynamic bias circuit for class-A
power amplifier is proposed. This dynamic bias circuit is
applied to a two-stage common source amplifier. The
proposed bias circuit can improve the power efficiency
and linearity of low RF input signal significantly. The
simulation indicates that the efficiency is improved more
than 100% at 0 dBm input signal and at least 15 dBc IM3
improvement and about 10 dBc lower sideband decreas-
ing on ACPR. The overall power added efficiency and
linearity are improved and it can deliver 22 dBm output
power at 2.4 GHz.
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Table 4. Summarization of the key parts of the layout size of the chip
M1 / M2 M3 / M4 C2 / C5/ C7 L2 / L3 / L4 R1 / R2 / R7 / R4
Gate Width(um) 80 / 80 320 / 960 30 / 24 / 60 162/ 54 / 21.6/ 27
Nr 2.5/ 2.5/ 3.5
Figure 15.VLSI layout diagram of the amplifier with dynamic
bias circuits.
